

---

## CH7215A DisplayPort to SDTV/HDTV Converter on USB Type C

---

### FEATURES

- Compliant with DisplayPort Alternate Mode on USB Type C standard
- Compliant with DisplayPort Specification version 1.3 and Embedded DisplayPort (eDP) Specification version 1.4
- Support two link lane at 1.62Gbps, 2.7Gbps (HBR) or 5.4Gbps (HBR2) link rate
- Automotive DP input signal detection
- DP\_BR signaling modes supported
- Support multiple output formats:
  - SDTV format (CVBS or S-Video output, NTSC and PAL)
  - HDTV format (YPbPr output) for 480p, 576p, 720p, 1080i, 1080P
- DAC connection detection supported
- USB Power Delivery control module supported with HPD to PD converter integrated
- Support CDP and DCP mode of Battery Charging Specification Revision 1.2
- DisplayPort receiver auto equalization supported for the compensation of input signal attenuation
- IIC-over-AUX transaction supported
- Embedded MCU to handle the control logic
- USB billboard module integrated
- USB 2.0 PHY supported with internal switch for data/file transport in USB full speed mode
- Support device boot up by loading firmware from the embedded EEPROM automatically, integrated EDID Buffer
- USB 2.0 interface and IIC slave interface are available for firmware update and debug
- Support Auto Power Saving mode and low stand-by current
- Anti-back drive support
- Low power architecture
- RoHS compliant and Halogen free package
- Offered in 48-Pin QFN package (6 x 6 mm)

### APPLICATION

- USB Type C to SDTV/HDTV cable/Adapter/Docking Station
- On-board DP to CVBS/S-Video/YPbPr application

### GENERAL DESCRIPTION

Chrontel's CH7215A is a low-cost, low-power semiconductor device that translates the DisplayPort signal to SDTV/HDTV through the USB Type-C connector. This innovative device is specially designed to target the USB Type-C to analog SDTV/HDTV converter, adopter and docking device. Through the CH7215A's advanced decoding / encoding algorithm, the input DisplayPort high-speed serialized multimedia data can be seamlessly converted to CVBS/S-Video/YPbPr output.

The CH7215A is compliant with the DisplayPort specification version 1.3 and the Embedded DisplayPort Specification version 1.4. In the device's receiver block, which supports two DisplayPort Main Link Lanes input with data rate running at 1.62Gb/s, 2.7Gb/s or 5.4Gb/s, can accept RGB digital formats in either 18-bit 6:6:6 or 24-bit 8:8:8, and converted the input signal to analog SDTV/HDTV output. Leveraging the DisplayPort's unique source/sink "Link Training" routine, the CH7215A is capable of instantly bring up the video display to the CVBS/S-Video/YPbPr monitor when the initialization process is completed between CH7215A and the graphic chip.

The DACs are based on current source architecture. With sophisticated MCU and the embedded EEPROM, CH7215A support auto-boot and EDID buffer. After the configuration by firmware, which is auto loaded from the EEPROM embedded, CH7215A supports DisplayPort input detection, DAC connection detection and determine to enter into power saving mode automatically.




Figure 1: CH7215A Functional Block Diagram

CONFIDENTIAL  
DO NOT COPY

1.0 PIN-OUT

1.1 Package Diagram




Figure 2: CH7215A 48-Pin QFN Pin Out

1.2 Pin Description

Table 1: 48 QFN Pin Name Descriptions

Pin #	Type	Symbol	Description
2	In	XI	<b>Crystal Input / External Reference Input</b> A parallel resonance crystal should be attached between this pin and XO. An external 3.3V CMOS compatible clock also can drive the XI Input
3	Out	XO	<b>Crystal Output</b> A parallel resonance crystal should be attached between this pin and XI / FIN. However, if an external CMOS clock is attached to XI/FIN, XO should be left open
4,5	In/Out	USB0_DN/ USB0_DP	<b>D+/- Input of USB Type C Interface</b>
6	In/Out	USB1_DN	<b>USB 2.0 Output Pins</b>
	In/Out	GPIO8	<b>General Purpose Input/Output</b>
7	In/Out	USB1_DP	<b>USB 2.0 Output Pins</b>
	In/Out	GPIO7	<b>General Purpose Input/Output</b>
9	In	VBUS_DET	<b>USB VBUS Voltage Detection</b> Voltage input 0 ~ 5V
12	In	RB	<b>Reset* Input (Internal pull-up)</b> When this pin is low, the device is held in the power-on reset condition. When this pin is high, reset is controlled through the serial port register.
13	Out	BDAC	<b>HDTV Pb Component DAC output</b>
15	Out	GDAC	<b>HDTV Y Component DAC output</b>
16	Out	RDAC	<b>HDTV Pr Component/CVBS DAC output</b>
18,19		RESERVED	<b>RESERVED Pins</b> These pins require pull-up 10 k <sub>Ω</sub> resistor to the desired voltage level
20,21		RESERVED	<b>RESERVED Pins</b> These pins should be left open in the application
22	In/Out	CC1B	<b>Downstream Type-C Port Configuration Channel 2</b>
	In/Out	GPIO6	<b>General Purpose Input/Output</b>
23	In/Out	CC0B	<b>Downstream Type-C Port Configuration Channel 1</b>
	In/Out	GPIO5	<b>General Purpose Input/Output</b>
24	In	Rd	<b>Upstream Type-C Port CC1A Rd Connection</b>
25	In/Out	CC0A	<b>Upstream Type-C Port Configuration Channel 1</b>
	In	VCONN	<b>VCONN Power Supply (2.7V~5V)</b>
	In/Out	VCONN_DET	<b>Scaled Input for VCONN Voltage Level Detection</b>
31	In/Out	SPD0	<b>Slave Serial Port Data Input / Output</b> This pin functions as the data pin of the serial port. External pull-up 6.8 k <sub>Ω</sub> Resistor is required.
32	In	SPC0	<b>Serial Port Clock Input</b> This pin functions as the clock pin of the serial port. External pull-up 6.8 K <sub>Ω</sub> resistor is required
33	Out	I2S_WS	<b>WS of I2S audio output</b>
	In/Out	GPIO3	<b>General Purpose Input/Output</b>
34	Out	SPDIF_D	<b>SPDIF audio output</b>

	Out	I2S_SD	<b>SD of I2S audio output</b>
	In/Out	GPIO2	<b>General Purpose Input/Output</b>
35	Out	I2S_SCLK	<b>SCLK of I2S audio output</b>
	In/Out	GPIO1	<b>General Purpose Input/Output</b>
36	Out	I2S_MCLK	<b>MCLK of I2S audio output</b>
	In/Out	GPIO0	<b>General Purpose Input/Output</b>
37	In/Out	GPIO4	<b>General Purpose Input/Output</b>
38	Out	HPD_DP	<b>Hot-Plug signal for Display Port</b>
39,40	In/Out	AUXN/AUXP	<b>AUX Channel Differential Input/Output</b> These two pins are DisplayPort AUX Channel control, which supports a half-duplex, bi-directional AC-coupled differential signal.
41	In	RBIAS	<b>Analog Reference Control Resistor</b> A 1K-ohm with 1% tolerance resistor should be connected between this pin and ground using short and wide traces.
43,44	In	D0P/ D0N	<b>DP Main Link Differential Lane 0 Input</b> These pins accept four AC-coupled differential pair signals from the DisplayPort transmitter.
46/47	In	D1P/ D1N	<b>DP Main Link Differential Lane 1 Input</b> These pins accept four AC-coupled differential pair signals from the DisplayPort transmitter.
1,14,17,30,42	Power	AVCC	<b>Analog Power Supply (3.3V)</b>
8	Power	AVCC5V	<b>Analog Power Supply (5V)</b>
10,28	Power	DVDD	<b>Digital Core/IO Power Supply (1.2V)</b>
11,29	Power	DGND	<b>Digital Ground</b>
17	Power	AVDDPLL	<b>PLL Power Supply (1.2V)</b>
45	Power	AVDD	<b>Analog Power Supply (1.2V)</b>
48	Power	VDDPLL	<b>PLL Power Supply (1.2V)</b>

2.0 PACKAGE DIMENSION




Figure 3: 48 Pin QFN Package

Table of Dimensions

No. of Leads		SYMBOL								
48 (6 X 6 mm)		A	B	C	D	E	F	G	H	I
Milli-meters	MIN	5.90	4.35	4.35	0.4	0.13	0.30	0.7	0	0.20
	MAX	6.10	4.65	4.65		0.25	0.50	0.8	0.05	0.203

Notes:

Conforms to JEDEC standard JESD-30 MO-220.

**Disclaimer**

This document provides technical information for the user. Chrontel reserves the right to make changes at any time without notice to improve and supply the best possible product and is not responsible and does not assume any liability for misapplication or use outside the limits specified in this document. CHRONTEL warrants each part to be free from defects in material and workmanship for a period of one (1) year from date of shipment. Chrontel assumes no liability for errors contained within this document. The customer should make sure that they have the most recent data sheet version. Customers should take appropriate action to ensure their use of the products does not infringe upon any patents. Chrontel, Inc. respects valid patent rights of third parties and does not infringe upon or assist others to infringe upon such rights.

Chrontel PRODUCTS ARE NOT AUTHORIZED FOR AND SHOULD NOT BE USED WITHIN LIFE SUPPORT SYSTEMS OR NUCLEAR FACILITY APPLICATIONS WITHOUT THE SPECIFIC WRITTEN CONSENT OF Chrontel. Life support systems are those intended to support or sustain life and whose failure to perform when used as directed can reasonably expect to result in personal injury or death.

<b>ORDERING INFORMATION</b>			
<b>Part Number</b>	<b>Package Type</b>	<b>Operating Temperature Range</b>	<b>Minimum Order Quantity</b>
CH7215A-BF	48 QFN, Lead-free	Commercial : 0 to 70°C	<b>490/Tray</b>

**Chrontel**

[www.chrontel.com](http://www.chrontel.com)

**E-mail: [sales@chrontel.com](mailto:sales@chrontel.com)**