

CH7313A DVI Transmitter

FEATURES

- Digital Visual Interface (DVI) Transmitter up to • 165M pixels/second
- High-bandwidth Digital Content Protection (HDCP) support
- **DVI low jitter PLL**
- DVI hot plug detection
- Supporting graphics resolutions up to 1600x1200 pixels and 1920x1200 (reduced blanking)
- High-speed SDVO $^{\diamond}$ (1G~2Gbps) AC-coupled serial . differential RGB inputs
- Programmable power management
- Fully programmable through serial port
- Configuration through Intel[®] Opcodes[◊]
- Complete Windows and DOS driver support
- Offered in a 48-pin LQFP package
- Boundary scan support
- Integrated HDCP Key

[◊] Intel® Proprietary.

GENERAL DESCRIPTION

The CH7313A is a Display Controller device, which accepts a digital graphics input signal, encodes and transmits data through a DVI link (DFP can also be supported) with optional HDCP support. The device accepts one channel of RGB data over three pairs of serial data ports.

The DVI processor includes a low jitter PLL for generation of the high frequency serialized clock, and all circuitry required to encode, serialize and transmit the data. The CH7313A is able to drive a DFP display at a pixel rate of up to 165MHz.

The CH7313A has the ability to become a HDCP rev1.1 Down-stream compliant DVI transmitter by using an internal HDCP key containing the proper device keys that can be obtained from Chrontel, Inc.

CH7313A is pin to pin compatible with CH7307C DVI transmitter and CH7312A.




Figure 1: Functional Block Diagram

Table of Contents

1.0	Pin-Out	4
1.1	Package Diagram	4
1.2	Pin Description	5
2.0	Functional Description	7
2.1	Input Interface	7
2.2	DVI Transmitter	8
2.3	HDCP Compatibility	8
2.4	Command Interface	9
2.5	Boundary scan Test	
3.0	Register Control	12
4.0	Electrical Specifications	13
4.1	Absolute Maximum Ratings	
4.2	Recommended Operating Conditions	13
4.3	Electrical Characteristics	
4.4	DC Specifications	
4.5	AC Specifications	
5.0	Package Dimensions	18
6.0	Revision History	19

Figures and Tables

List of Figures

Figure 1: Functional Block Diagram	1
Figure 2: 48-Pin LQFP Pin Out	
Figure 3: Possible Connection Diagram for HDCP	
Figure 4: Control Bus Switch	
Figure 5: NAND Tree Connection	10
Figure 6: 48 Pin LQFP Package	18

List of Tables

1. PIN-OUT

1.1 Package Diagram




Figure 2: 48-Pin LQFP Pin Out

1.2 Pin Description

Table 1: Pin Description

Pin #	Туре	Symbol	Description
2	In	RESET*	Reset* Input (Internal pull-up)
			When this pin is low, the device is held in the power-on reset condition. When
			this pin is high, reset is controlled through the serial port register.
3	In	AS	Address Select (Internal pull-up)
			This pin determines the serial port address of the device $(0,1,1,1,0,0,AS^*,0)$.
			When AS is low the address is 72h, when high the address is 70h.
4	In	SPC	Serial Port Clock Input
			This pin functions as the clock input of the serial port and operates with inputs
			from 0 to 2.5V. This pin requires an external $4k\Omega - 9k\Omega$ pull-up resistor to
-	T. 10	CDD	2.5V.
5	In/Out	SPD	Serial Port Data Input / Output
			This pin functions as the bi-directional data pin of the serial port and operates
			with inputs from 0 to 2.5V. Outputs are driven from 0 to 2.5V. This pin requires an external $4k\Omega - 9 k\Omega$ pull-up resistor to 2.5V.
8	In/Out	SD_PROM	Routed Data to PROM
0	III/Out	SD_FROM	This pin functions as the bi-directional data pin of the serial port for PROM on
			ADD2 card. This pin will require a pull-up resistor to the desired high state
			voltage. Leave open if unused.
9	Out	SC_PROM	Routed Clock Output to PROM
-	out	be_r kom	This pin functions as the clock bus of the serial port to PROM on ADD2 card.
			This pin will require a pull-up resistor to the desired high state voltage. Leave
			open if unused.
10	In/Out	SD_DDC	Routed Serial Port Data to DDC
			This pin functions as the bi-directional data pin of the serial port to DDC
			receiver. This pin will require a pull-up resistor to the desired high state
			voltage. Leave open if unused.
11	In/Out	SC_DDC	Routed Serial Port Clock Output to DDC
			This pin functions as the clock bus of the serial port to DDC receiver. This pin
			will require a pull-up resistor to the desired high state voltage. Leave open if
			unused.
13, 14	Out	TLC*, TLC	DVI Clock Outputs
			These pins provide the differential clock output for the DVI interface
16,17	Out	TDC0*, TDC0	corresponding to data on the TDC [2:0] outputs.
10,17	Out	IDC0 ⁺ , IDC0	DVI Data Channel 0 Outputs These pins provide the DVI differential outputs for data channel 0 (blue).
19, 20	Out	TDC1*, TDC1	DVI Data Channel 1 Outputs
19, 20	Out	IDCI ⁺ , IDCI	These pins provide the DVI differential outputs for data channel 1 (green).
22, 23	Out	TDC2*, TDC2	DVI Data Channel 2 Outputs
22, 23	Out	IDC2 , IDC2	These pins provide the DVI differential outputs for data channel 2 (red).
25	In	VSWING	DVI Swing Control
23	111	101110	This pin sets the swing level of the DVI outputs. A 1.2 K Ω resistor should be
			connected between this pin and TGND using short and wide traces.
26	Out	Reserved	Reserved
20	Out	itesei veu	This pin should be left open in the application.
27	Out	Reserved	Reserved
21	Out	itesei veu	This pin should be left open in the application.
29	In	HPDET	Hot Plug Detect (internal pull-down)
	111		This input pin determines whether the DVI output driver is connected to a DVI
			monitor. When terminated, the monitor is required to apply a voltage greater
			than 2.4 volts. Changes on the status of this pin will be relayed to the graphics
			controller via the SDVO_INT+/- pins, where toggling between 100MHz and
			200MHz is considered an assertion ('1' value), not toggling at all is considered
			a de-assertion ('0' value).

 Table 1: Pin Description (contd.)

Pin #	Туре	Symbol	Description
32, 33	Out	SDVO_INT+/-	Interrupt Output Pair associated with SDVO Data Channel These pins output one AC-coupled differential of interrupt signals used as a hot plug attach/detach notification to VGA controller of a monitor driven by data SDVO_R+/-, SDVO_G+/- and SDVO_B+/ Toggling between 100MHz and 200MHz on this pair is considered an assertion ('1' value); not toggling at all is considered a de-assertion ('0' value).
34	In	BSCAN	BSCAN (internal pull-low) This pin should be pulled low with a 10K ohm resistor. This pin enables the boundary scan for in-circuit testing. Voltage level is 0 to DVDD.
35	In	T1	Test Pin (internal pull-down) This pin should be pulled low with a 10K ohm resistor.
37, 38, 40, 41, 43, 44	In	SDVO_R+/-, SDVO_G+/-, SDVO_B+/-	SDVO Data Channel Inputs These pins accept 3 AC-coupled differential pair of inputs from a digital video port of a graphics controller. These 3 pairs of inputs are R, G, and B. The differential p-p input voltage has a maximum value of 1.2V, with a min. value of 175mV.
46, 47	In	SDVO_CLK+/-	Differential Clock Input associated with SDVO Data channel These pins accept one AC-coupled differential pair of inputs from a digital video port of a graphics controller. The range of this clock pair is 100~200MHz. For specified pixel rates in specified modes this clock pair will run at an integer multiple of the pixel rate. Refer to section 12.1.3 for details. The differential p-p input voltage has a max. value of 1.2V, with a min. value of 175mV.
12,28	Power	DVDD	Digital Supply Voltage (2.5V)
7,30	Power	DGND	Digital Ground
15, 21	Power	TVDD	DVI Transmitter Supply Voltage (3.3V)
18, 24	Power	TGND	DVI Transmitter Ground
36, 42, 48	Power	AVDD	Analog Supply Voltage (2.5V)
31, 39, 45	Power	AGND	Analog Ground
1	Power	AVDD_PLL	DVI PLL Supply Voltage (3.3V)
6	Power	AGND_PLL	DVI PLL Ground

2. FUNCTIONAL DESCRIPTION

2.1 Input Interface

2.1.1 Overview

One pair of differential clock signal and three differential pairs of data signals (R/G/B) form one channel data. The input data are 10-bit serialized data. Input data run at 1Gbits/s~2Gbits/s, being a 10x multiple of the clock rate (SDVO_CLK+/-). The CH7313A de-serializes the input into 10-bit parallel data with synchronization and alignment. Then the 10-bit characters are mapped into 8-bit color data or control data (HSYNC, VSYNC, DE).

2.1.2 Interface Voltage Levels

All differential SDVO pairs are AC coupled differential signals. Therefore, there is not a specified DC signal level for the signals to operate at. The differential p-p input voltage has a min of 175mV, and a max of 1.2V. The differential p-p output voltage has a min of 0.8V, with a max of 1.2V.

2.1.3 Input Clock and Data Timing

A data character is transmitted least significant bit first. The beginning of a character is noted by the falling edge of the SDVO_CLK+ edge. The skew among input lanes is required to be no larger than 2ns.

The clock rate runs at 100MHz~200MHz. The pixel rate can be 25MP/s~165MP/s. The pixel rate and the clock rate do not always equal. The clock rate can be a multiple of the pixel rate (1x, 2x or 4x depending on the pixel rate) so that the clock rate will be stay in the 100MHz~200MHz range. In the condition that the clock rate is running at a multiple of the pixel rate, there isn't enough pixel data to fill the data channels. Dummy fill characters ('0001111010') are used to stuff the data stream. The CH7313A supports the following clock rate multipliers and fill patterns shown in Table 2.

Pixel Rate	Clock Rate – Multiplier	Stuffing Format	Data Transfer Rate - Multiplier
25~50 MP/s	100~200 MHz – 4xPixel Rate	Data, Fill, Fill, Fill	1.00~2.00Gbits/s – 10xClock Rate
50~100 MP/s	100~200 MHz – 2xPixel Rate	Data, Fill	1.00~2.00Gbits/s – 10xClock Rate
100~200 MP/s	100~200 MHz – 1xPixel Rate	Data	1.00~2.00Gbits/s – 10xClock Rate

Table 2: CH7313A supported Pixel Rates, Clock Rates, Data Transfer Rates and Fill Patterns

2.1.4 Synchronization

Synchronization and channel-to-channel de-skewing is facilitated by the transmission of special characters during the blank period. The CH7313A synchronizes during the initialization period and subsequently uses the blank periods to re-synch to the data stream.

2.2 DVI Transmitter

Serialized input data, sync and clock signals are input to the CH7313A from the graphics controller's digital output port. Input is through three differential data pairs and one differential clock pair. The data rate is in the range of 1.0~2.0Gbits/s. The clock rate, independent with pixel rate, is 1/10 of the data rate, resulting in the range of 100M~200MHz. Horizontal sync and vertical sync information are embedded in the data stream. Some examples of modes supported are shown in the Table 3. For Table 3, input pixel frequencies for given modes were taken from VESA DISPLAY MONITOR TIMING SPECIFICATIONS if they were detailed there, not VESA TIMING DEFINITION FOR FLAT PANEL MONITORS. The device is not dependent upon this set of timing specifications. Any values of input pixels/line, lines/frame and clock rate are acceptable, as long as the pixel rate remains below 165MHz.

Graphics Resolution	Active Aspect Ratio	Pixel Aspect Ratio	Refresh Rate (Hz)	Input pixel Frequency (MHz)	DVI Frequency (Mbits/Sec)
720x400	4:3	1.35:1.00	<85	<35.5	<355
640x400	8:5	1:1	<85	<31.5	<315
640x480	4:3	1:1	<85	<36	<360
800x600	4:3	1:1	<85	<57	<570
1024x768	4:3	1:1	<85	<95	<950
1280x720	16:9	1:1	<85	<110	<1100
1280x768	15:9	1:1	<85	<119	<1190
1280x1024	4:3	1:1	<85	<158	<1580
1366x768	16:9	1:1	<85	<140	<1400
1360x1024	4:3	1:1	<75	<145	<1450
1400x1050	4:3	1:1	<75	<156	<1560
1600x1200	4:3	1:1	<60	<165	<1650
$1920 \mathrm{x} 1080^{\diamond}$	16:9	1:1	<60	<165	<1650
$1920 \mathrm{x} 1200^{\diamond}$	16:10	1:1	<60	<165	<1650

Table 3: DVI Output Formats

 $^{\diamond}$ This mode is implemented with reduced blanking.


Table 4: Popular Panel Sizes

UXGA	1600x1200
SXGA+	1400x1050
	1360x1024
SXGA	1280x1024
	1280x960
XGA	1024x768
	1024x600
SVGA	800x600

2.3 HDCP Compatibility

High Bandwidth Digital Content Protection (HDCP) provides a means of protecting the video transmission between a DVI video transmitter and a DVI video receiver. The content protection system includes a process of (a) authentication in which the video transmitter verifies that a given video receiver is licensed to receive protected content; (b) encryption in which the transmitted video data is encrypted based on secret codes exchanged during the authentication process; and (c) renewability in which the video transmitter can identify compromised receivers and prevent the transmission of protected content.

Each HDCP authorized device (transmitter or receiver) has an array of 40, 56-bit secret device keys and a Key Selection Vector (KSV) obtainable from Digital Content Protection LLC (http://www.digital-cp.com/). With the addition of the encrypted HDCP device keys, the CH7313A can be configured to be a HDCP compliant transmitter. A possible connection diagram is shown in the following figure.



Authentication exchange

Figure 3: Possible Connection Diagram for HDCP

When the CH7313A is configured as an HDCP non-compliant device, it will not send necessary information to the graphics controller to be identified as an HDCP compliant device. As a result, the graphics controller will not send any data that require content protection. Also, the HDCP process is bypassed inside the CH7313A. In this configuration, the CH7313A operates as DVI Transmitter device similar to the CH7307.

Details of the CH7313A HDCP operation are available in a separate document. Contact Chrontel for details. See also the "High Bandwidth Digital Content Protection System" specification available at http://www.digital-cp.com/.

2.4 Command Interface

Communication is through two-wire path, control clock (SPC) and data (SPD). The CH7313A accepts incoming control clock and data from graphics controller, and is capable of redirecting that stream to an ADD2 card PROM, DDC, or CH7313A internal registers. The control bus is able to run up to 1MHz when communicating with internal registers, up to 400kHz for the PROM and up to 100kHz for the DDC.




Figure 4: Control Bus Switch

Upon reset, the default state of the directional switch is to redirect the control bus to the ADD2 PROM. At this stage, the CH7313A observes the control bus traffic. If the observing logic sees a control bus transaction destined for the internal registers (device address 70h or 72h), it disables the PROM output pairs, and switches to internal registers. In the condition that traffic is to the internal registers, an opcode command is used to set the redirection circuitry to the appropriate destination (ADD2 PROM or DDC). Redirecting the traffic to internal registers while at the stage of traffic to DDC occurs on observing a STOP after a START on the control bus.

2.5 Boundary scan Test

CH7313A provides so called "NAND TREE Testing" to verify IO cell function at the PC board level. This test will check the interconnection between chip I/O and the printed circuit board for faults (soldering, bend leads, open printed circuit board traces, etc.). NAND tree test is a simple serial logic which turns all IO cell signals to input mode, connects all inputs with NAND gates as shown in Figure 5 and switches each signal to high or low according to the sequence in Table 5. The test results then pass out at pin #25 (VSWING).




Figure 5: NAND Tree Connection

Testing Sequence

Set BSCAN =1; (internal weak pull-low)

Set all signals listed in Table 5 to 1.

Set all signals listed in Table 5 to 0, toggle one by one with certain time period, suggested 100 ns. Pin #25 will change its value each time an input value changed.

Order	Pin Name	LQFP Pin		
1	Reserved	26		
2	Reserved	27		
3	HPDET	29		
4	SDVO_INT+	32		
5	SDVO_INT-	33		
6	AS	3		
7	SPC	4		
8	SPD	5		
9	SD_PROM	8		
10	SC_PROM	9		
11	SD_DDC	10		
12	SC_DDC	13		
13	TLC*	14		
14	TLC	16		
15	TDC0*	17		
16	TDC0	18		
17	TDC1*	19		
18	TDC1	20		
19	TDC2*	22		
20	TDC2	23		

Table 5: Signal Order in the NAND Tree Testing

Table 6: Signals not Tested in NAND Test

Pin Name	LQFP Pin
SDVO_R+	37
SDVO_R-	38
SDVO_G+	40
SDVO_G-	41
SDVO_B+	43
SDVO_B-	44
SDVO_CLK+	46
SDVO_CLK-	47
RESET*	2
BSCAN	26
Reserved	27
VSWING	25

3. REGISTER CONTROL

The CH7313A is controlled via a serial control port. The serial bus uses only the SC clock to latch data into registers, and does not use any internally generated clocks so that the device can be written to in all power down modes. The device will retain all register values during power down modes.

Registers 00h to 11h are reserved for opcode use. All registers except bytes 00h to 11h are reserved for internal factory use. For details regarding Intel[®] SDVO opcodes, please contact Intel[®].

4. ELECTRICAL SPECIFICATIONS

4.1 Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units
	All 2.5V power supplies relative to GND All 3.3V power supplies relative to GND	-0.5 -0.5		3.5 5.0	V
T _{SC}	Analog output short circuit duration		Indefinite		Sec
T _{STOR}	Storage temperature	-65		150	°C
TJ	Junction temperature			150	°C
T _{VPS}	Vapor phase soldering (5 seconds)			260	°C
	Vapor phase soldering (11 seconds)			245	°C
	Vapor phase soldering (60 seconds)			225	°C

Note:

- 1) Stresses greater than those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated under the normal operating condition of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- The device is fabricated using high-performance CMOS technology. It should be handled as an ESD sensitive device. Voltage on any signal pin that exceeds the power supply voltages by more than ± 0.5V can induce destructive latch up.

4.2 Recommended Operating Conditions

Symbol	Description	Min	Тур	Max	Units
AVDD	Analog Power Supply Voltage	2.375	2.5	2.625	V
AVDD_PLL	Analog PLL Power Supply Voltage	3.100	3.3	3.500	V
DVDD	Digital Power Supply Voltage	2.375	2.5	2.625	V
TVDD	DVI Power Supply	3.100	3.3	3.500	V
VDD33	Generic for all 3.3V supplies	3.100	3.3	3.500	V
VDD25	Generic for all 2.5V supplies	2.375	2.5	2.625	V
T _{AMB}	Ambient operating temperature (Commercial / Automotive Grade 4)	0		70	°C

4.3 Electrical Characteristics

(Operating Conditions: $T_A = 0^{\circ}C - +70^{\circ}C$, VDD25 =2.5V ± 5%, VDD33=3.3V± 5%)

Symbol	Description	Min	Тур	Max	Units
I _{VDD25}	Total VDD25 supply current (2.5V supplies) Pixel Rate=162MHz		210		mA
I _{VDD33}	Total VDD33 supply current (3.3V supply) Pixel Rate=162MHz		75		mA
I _{PD}	Total Power Down Current (all supplies)		100		μA

4.4 DC Specifications

Symbol	Description	Test Condition	Min	Тур	Max	Unit
$V_{RX\text{-}DIFFp\text{-}p}$	SDVO Receiver Differential Input Peak to Peak Voltage	$V_{\text{RX-DIFFp-p}} = 2 *$ $ V_{\text{RX-D+}} - V_{\text{RX-D-}} $	0.175		1.200	V
Z _{RX-DIFF-DC}	SDVO Receiver DC Differential Input Impedance		80	100	120	Ω
Z _{RX-COM-DC}	SDVO Receiver DC Common Mode Input Impedance		40	50	60	Ω
Z _{RX-COM-} INITIAL-DC	SDVO Receiver Initial DC Common Mode Input Impedance	Impedance allowed when receiver terminations are first turned on	5	50	60	Ω
V _{INT-DIFFp-p}	SDVO INT Differential Output Peak to Peak Voltage		0.8		1.2	V
V _{SPOL} ¹	Serial Port Output Low Voltage	l _{OL} = 2.0 mA			0.4	V
V _{SPIH} ²	Serial Port Input High Voltage		2.0		VDD25 + 0.5	V
V_{SPIL}^{2}	Serial Port Input Low Voltage		GND-0.5		0.4	V
V_{HYS}^{2}	Serial Port Input Hysteresis		0.25			V
V _{DDCIH}	DDC Serial Port Input High Voltage		4.0		VDD5 + 0.5	
V _{DDCIL}	DDC Serial Port Input Low Voltage		GND-0.5		0.4	V
V _{PROMIH}	PROM Serial Port Input High Voltage		4.0		VDD5 + 0.5	
V _{PROMIL}	PROM Serial Port Input Low Voltage		GND-0.5		0.4	V
$V_{SD_DDCOL}^{3}$	SPD (serial port data) Output Low Voltage from SD_DDC (or SD_PROM)	Input is V _{INL} at SD_DDC or SD_PROM. 4.0kΩ pull-up to 2.5V.			0.9*V _{INL} + 0.25	V
V_{DDCOL}^4	SC_DDC and SD_DDC Output Low Voltage	Input is V_{INL} at SPC and SPD. 5.6k Ω pull-up to 5.0V.			0.933*V _{INL} + 0.35	V
V _{PROMOL} ⁵	SC_PROM and SD_PROM Output Low Voltage	Input is V_{INL} at SPC and SPD. 5.6k Ω pull-up to 5.0V.			0.933*V _{INL} + 0.35	V
V _{MISC1IH} ⁶	RESET*, BSCAN Input High Voltage		2.7		VDD33 + 0.5	V
V _{MISC1IL} ⁶	RESET*, BSCAN Input Low Voltage		GND-0.5		0.5	V
V _{MISC2IH} ⁷	AS, T1 Input High Voltage		2.0		VDD25 + 0.5	V

CHRONTEL

Symbol	Description	Test Condition	Min	Тур	Max	Unit
V _{MISC2IL} ⁷	AS, T1 Input Low Voltage	DVDD=2.5V	GND-0.5		0.5	V
V _{MISC3IH} ⁸	HPDET Input High Voltage		2.0		VDD33 + 0.5	V
V _{MISC3IL} ⁸	HPDET Input Low Voltage	DVDD=2.5V	GND-0.5		0.5	V
I _{MISC1PD}	BSCAN Pull-Down Current	V _{IN} = 3.3V	10	10		μA
I _{MISC1PU}	RESET* Pull-Up Current	$V_{IN} = 0V$	10		40	μΑ
I _{MISC2PD}	HPDET, Pull-Down Current	V _{IN} = 2.5V	5		20	μΑ
I _{MISC2PU}	AS Pull-Up Current	$V_{IN} = 0V$	10		40	μA
V _H	DVI Single Ended Output High Voltage	$\begin{aligned} \text{TVDD} &= 3.3 \text{V} \pm 5\% \\ \text{R}_{\text{TERM}} &= 50 \Omega \pm 1\% \end{aligned}$	TVDD – 0.01		TVDD + 0.01	V
V_{L}	DVI Single Ended Output Low Voltage	R_{SWING} = 1200 $\Omega \pm 1\%$	TVDD – 0.6		TVDD – 0.4	V
V _{SWING}	DVI Single Ended Output Swing Voltage		400		600	mVp-p
V_{OFF}	DVI Single Ended Standby Output Voltage		TVDD – 0.01		TVDD + 0.01	V

Notes:

Refers to SPD. V_{SPOL} is the output low voltage from SPD when transmitting from internal registers not from DDC or EEPROM. Refers to SPC, SPD. 1.

2.

V_{SD_DDCOL} is the output low voltage at the SPD pin when the voltage at SD_DDC or SD_PROM is V_{INL}. Maximum output voltage З. has been calculated with the worst case of pull-up of $4.0k\Omega$ to 2.5V on SPD.

4. V_{DDCOL} is the output low voltage at the SC_DDC and SD_DDC pins when the voltage at SPC and SPD is V_{INL}. Maximum output voltage has been calculated with 5.6k pull-up to 5V on SC_DDC and SD_DDC. V_{PROMOL} is the output low voltage at the SC_PROM and SD_PROM pins when the voltage at SPC and SPD is V_{INL}. Maximum

5. output voltage has been calculated with $5.6k\Omega$ pull-up to 5V on SC_PROM and SD_PROM.

6. V_{MISC1} refers to RESET* and BSCAN inputs which are 3.3V compliant.

V_{MISC2} refers to AS which are 2.5V compliant. 7.

8. V_{MISC3} refers to HPDET that is 2.5V/3.3V compliant.

4.5 AC Specifications


Ior Data Channels 300ppm Transfer Rate] 300ppm Transfer Rate] 300ppm fsDVO_CLK SDVO CLK Input Frequency 100 200 MI fyTREL DVI Transmitter Pixel Rate 25 165 MI fsYMBOL SDVO Receiver Symbol Frequency 1 2 GI trax_EYE SDVO Receiver Max.time between jitter median and max. deviation from median 0.4 1 0.3 L trax_EYE SDVO Receiver AC Peak Common Mode Input Voltage 0.4 150 m VRX.CHA.op SDVO Receiver AC Peak Common Mode Return Loss 50MHz - 1.25GHz 6 1 d SDVO Receiver AC Peak Common Mode Return Loss 50MHz - 1.25GHz 6 2 m SDVO Receiver Total Late to Lare Skew of Inputs fxcax = 165MHz 75 242 p t_DVIF DVI output Rise Time (20% - 80%) fxcax = 165MHz 75 242 p t_DVIF DVI output Fall Time (20% - 80%) fxcax = 165MHz 75 242 p t_DVIF DVI output Fall Time (20% - 80%) fxca	Symbol	Description	Test Condition	Min	Тур	Max	Unit
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	UI _{DATA}				Transfer		ps
	f _{SDVO_CLK}	SDVO CLK Input Frequency		100		200	MHz
FrequencyImage: Second Se	f _{PIXEL}	DVI Transmitter Pixel Rate		25		165	MHz
Width Image: Market Mark	f _{SYMBOL}			1		2	GHz
between jitter median and max. deviation from median Image: median and max. deviation from median Image: median and max. deviation from median V _{RX-CM-Acp} SDVO Receiver AC Peak Common Mode Input Voltage 50MHz - 1.25GHz 15 Image: median and max. deviation from median RL _{RX-DIFF} Differential Return Loss 50MHz - 1.25GHz 15 Image: median and max. deviation from median Image: median and formation and the problem of the problem o	t _{RX-EYE}			0.4			UI
Common Mode Input Voltage Common Mode Input Voltage Image: Common Mode Return Loss 50MHz – 1.25GHz 15 d d RL _{RX-CM} Common Mode Return Loss 50MHz – 1.25GHz 6 Image: Common Mode Return Loss 7 2 P Image: Common Mode Return Loss figure	t _{RX-EYE-JITTER}	between jitter median and				0.3	UI
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	V _{RX-CM-Acp}					150	mV
t_{SKEW} SDVO Receiver Total Lane to Lane Skew of InputsAcross all lanes2n t_{DVIR} DVI Output Rise Time (20% - 80%) $f_{XCLK} = 165MHz$ 75242p t_{DVIF} DVI Output Fall Time (20% - 80%) $f_{XCLK} = 165MHz$ 75242p T_{SPR} SPC, SPD Rise Time (20% - 80%)Standard mode 100k1000n T_{SPR} SPC, SPD Rise Time (20% - 80%)Standard mode 100k1000n T_{SPF} SPC, SPD Fall Time (20% - 80%)Standard mode 100k300n T_{PROMR} SC_PROM, SD_PROM Rise Time (20% - 80%)Fast mode 400K300n T_{PROMF} SC_PROM, SD_PROM Rise Time (20% - 80%)Fast mode 400K300n T_{DDCR} SC_DDC, SD_DDC Rise Time (20% - 80%)Standard mode 100k1000n T_{DDCF} SC_DDC, SD_DDC Fall Time (20% - 80%)Standard mode 100k300n	RL _{RX-DIFF}	Differential Return Loss	50MHz – 1.25GHz	15			dB
Lane Skew of Inputs Lane Skew of Inputs Image: Standard Model 100k 75 242 pp tDVIR DVI Output Rise Time (20% - 80%) fxcLk = 165MHz 75 242 pp tDVIF DVI Output Fall Time (20% - 80%) fxcLk = 165MHz 75 242 pp TSPR SPC, SPD Rise Time (20% - 80%) Standard mode 100k 1000 nn TSPR SPC, SPD Fall Time (20% - 80%) Standard mode 100k 300 nn TSPF SPC, SPD Fall Time (20% - 80%) Standard mode 100k 300 nn TSPF SPC, SPD Fall Time (20% - 80%) Standard mode 100k 300 nn TPROMR SC_PROM, SD_PROM Rise Time (20% - 80%) Fast mode 400K 300 nn TPROMF SC_PROM, SD_PROM Rise Time (20% - 80%) Fast mode 400K 300 nn TDDCR SC_DDC, SD_DDC Rise Time (20% - 80%) Standard mode 100k 1000 nn TDDCF SC_DDC, SD_DDC Fall Time (20% - 80%) Standard mode 100k 300 nn	RL _{RX-CM}	Common Mode Return Loss	50MHz – 1.25GHz	6			dB
(20% - 80%) Image: Constraint of the second se	t _{skew}		Across all lanes			2	ns
China (20% - 80%) Interview Standard mode 100k 1000 n T _{SPR} SPC, SPD Rise Time (20% - 80%) Standard mode 100k 1000 n T _{SPF} SPC, SPD Fall Time (20% - 80%) Fast mode 400k 300 n T _{SPF} SPC, SPD Fall Time (20% - 80%) Standard mode 100k 300 n T _{SPF} SPC, SPD Fall Time (20% - 80%) Fast mode 400k 300 n T _{PROMR} SC_PROM, SD_PROM Rise Time (20% - 80%) Fast mode 400K 300 n T _{PROMF} SC_PROM, SD_PROM Rise Time (20% - 80%) Fast mode 400K 300 n T _{DDCR} SC_DDC, SD_DDC Rise Time (20% - 80%) Fast mode 400K 300 n T _{DDCF} SC_DDC, SD_DDC Fall Time (20% - 80%) Standard mode 100k 1000 n <td>t_{DVIR}</td> <td></td> <td>f_{XCLK} = 165MHz</td> <td>75</td> <td></td> <td>242</td> <td>ps</td>	t _{DVIR}		f _{XCLK} = 165MHz	75		242	ps
(20% - 80%) Fast mode 400k 300 n 1M running speed 150 n T _{SPF} SPC, SPD Fall Time Standard mode 100k 300 n (20% - 80%) Fast mode 400k 300 n (20% - 80%) Fast mode 400k 300 n T _{PROMR} SC_PROM, SD_PROM Rise Fast mode 400K 300 n T _{PROMF} SC_PROM, SD_PROM Rise Fast mode 400K 300 n T _{PROMF} SC_PROM, SD_PROM Rise Fast mode 400K 300 n T _{DDCR} SC_DDC, SD_DDC Rise Fast mode 400K 300 n T _{DDCF} SC_DDC, SD_DDC Fall Standard mode 100k 1000 n T _{ime (20% - 80%)} Standard mode 100k 300 n	t _{DVIF}	-	f _{XCLK} = 165MHz	75		242	ps
Image: Note of the sector of the se	T _{SPR}	SPC, SPD Rise Time	Standard mode 100k			1000	ns
T _{SPF} SPC, SPD Fall Time (20% - 80%) Standard mode 100k Fast mode 400k 1M running speed 300 n T _{PROMR} SC_PROM, SD_PROM Rise Time (20% - 80%) Fast mode 400K 300 n T _{PROMF} SC_PROM, SD_PROM Rise Time (20% - 80%) Fast mode 400K 300 n T _{PROMF} SC_PROM, SD_PROM Rise Time (20% - 80%) Fast mode 400K 300 n T _{DDCR} SC_DDC, SD_DDC Rise Time (20% - 80%) Fast mode 100k 1000 n T _{DDCF} SC_DDC, SD_DDC Fall Time (20% - 80%) Standard mode 100k 300 n		(20% - 80%)	Fast mode 400k			300	ns
(20% - 80%) Fast mode 400k 300 n 1M running speed 150 n TPROMR SC_PROM, SD_PROM Rise Time (20% - 80%) Fast mode 400K 300 n TPROMF SC_PROM, SD_PROM Rise Time (20% - 80%) Fast mode 400K 300 n TDDCR SC_DDC, SD_DDC Rise Time (20% - 80%) Fast mode 100k 1000 n TDDCF SC_DDC, SD_DDC Fall Time (20% - 80%) Standard mode 100k 300 n			1M running speed			150	ns
Image: Market	T_{SPF}					300	ns
T _{PROMR} SC_PROM, SD_PROM Rise Time (20% - 80%) Fast mode 400K 300 n T _{PROMF} SC_PROM, SD_PROM Rise Time (20% - 80%) Fast mode 400K 300 n T _{DDCR} SC_DDC, SD_DDC Rise Time (20% - 80%) Fast mode 100k 1000 n T _{DDCF} SC_DDC, SD_DDC Fall Time (20% - 80%) Standard mode 100k 300 n		(20% - 80%)					ns
Time (20% - 80%) Time (20% - 80%) SC_PROM, SD_PROM Rise Fast mode 400K 300 n TPROMF SC_PROM, SD_PROM Rise Fast mode 400K 1000 n TDDCR SC_DDC, SD_DDC Rise Standard mode 100k 1000 n TDDCF SC_DDC, SD_DDC Fall Standard mode 100k 300 n							ns
Time (20% - 80%) Standard mode 100k 1000 n T _{DDCR} SC_DDC, SD_DDC Rise Time (20% - 80%) Standard mode 100k 1000 n T _{DDCF} SC_DDC, SD_DDC Fall Time (20% - 80%) Standard mode 100k 300 n	I PROMR		Fast mode 400K			300	ns
Time (20% - 80%) Time (20% - 80%) T _{DDCF} SC_DDC, SD_DDC Fall Time (20% - 80%) Standard mode 100k 300 n	T _{PROMF}		Fast mode 400K			300	ns
Time (20% - 80%)	T _{DDCR}	_ · _	Standard mode 100k			1000	ns
	T _{DDCF}		Standard mode 100k			300	ns
I DDCR-DELAY SC_DDC, SD_DDC Rise Standard mode 100k 0 n Time Delay (50%)	T _{DDCR-DELAY} ¹	SC_DDC, SD_DDC Rise	Standard mode 100k		0		ns
- 1	T _{DDCF-DELAY} ¹	SC_DDC, SD_DDC Fall	Standard mode 100k		3		ns
	t _{skDIFF}		f _{XCLK} = 165MHz			90	ps

CHRONTEL

CH7313A

Symbol	Description	Test Condition	Min	Тур	Max	Unit
t _{skcc}	DVI Output inter-pair skew	f _{XCLK} = 165MHz			1.2	ns
t _{DVIJIT}	DVI Output Clock Jitter	f _{XCLK} = 165MHz			150	ps

Notes: 1. Refers to the figure below, the delay refers to the time pass through the internal switches.



5. PACKAGE DIMENSIONS




Figure 6: 48 Pin LQFP Package

Table of Dimensions

No. of					S	SYMBO	L					
48 (7 X	7 mm)	Α	В	С	D	Е	F	G	Н	Ι	J	K
Milli-	MIN	0	7	0.50	0.17	1.35	0.05	1.00	0.45	0.09	0 °	4
meters	MAX	9	/	0.50	0.27	1.45	0.15	1.00	0.75	0.20	7 °	5.5

Notes:

- 1. Conforms to JEDEC standard JESD-30 MS-026D.
- 2. Dimension B: Top Package body size may be smaller than bottom package size by as much as 0.15 mm.
- 3. Dimension B does not include allowable mold protrusions up to 0.25 mm per side.

(1X) Corner in quadrant with Pin1 identifier (dot) is always chamfered. Exact shape of chamfer is optional.

(3X) Corners in quadrants without Pin1 identifier (dot) may be square or chamfered. Exact shape of corner or chamfer is optional.

6. REVISION HISTORY

Table 2	7:	Revisions
---------	----	-----------

Rev. #	Date	Section	Description
0.41	3/9/05	All	First draft based on Eng. Spec. 0.41.
0.9	8/4/05	All	Update all
1.0	8/31/05	All	Official Release
1.1	9/27/05	4.5	Updated timing spec
1.11	9/30/05	4.4	Updated DC spec and ordering information
1.2	10/9/09	2.2	Update Features, General Description and Table.3.
1.3	4/6/11	4.0	Update ambient operating temperature.
1.4	5/08/12	1.2, 4.1, 4.2, 4.3, 5.0	The ambient operating temperature is back to Commercial
			Temperature Grade. Unify the description of pin 34 and pin 35.
			Modify some "Absolute Maximum Ratings". Add some notes for
			"Package Dimensions".
1.5	11/26/12	1.2	Pin 34 and pin 35 should be connected to ground through a 10K
			resistor.
1.6	1/07/14	1.2, 4.1, 4.2	Pins 32/33 (SDVO_INT+/-) and 46/47 (SDVO_CLK+/-) should
			be AC-coupled. Move T_{AMB} from 4.1 to 4.2.

Disclaimer

This document provides technical information for the user. Chrontel reserves the right to make changes at any time without notice to improve and supply the best possible product and is not responsible and does not assume any liability for misapplication or use outside the limits specified in this document. We provide no warranty for the use of our products and assume no liability for errors contained in this document. The customer should make sure that they have the most recent data sheet version. Customers should take appropriate action to ensure their use of the products does not infringe upon any patents. Chrontel, Inc. respects valid patent rights of third parties and does not infringe upon or assist others to infringe upon such rights.

Chrontel PRODUCTS ARE NOT AUTHORIZED FOR AND SHOULD NOT BE USED WITHIN LIFE SUPPORT SYSTEMS OR NUCLEAR FACILITY APPLICATIONS WITHOUT THE SPECIFIC WRITTEN CONSENT OF Chrontel. Life support systems are those intended to support or sustain life and whose failure to perform when used as directed can reasonably expect to result in personal injury or death.

ORDERING INFORMATION							
Part Number	Package Type	Number of Pins	Voltage Supply				
CH7313A-DEF	Lead free LQFP with exposed pad	48	2.5V & 3.3V				
CH7313A-DEF-TR	Lead free LQFP with exposed pad in Tape & Reel	48	2.5V & 3.3V				

Chrontel

2210 O'Toole Avenue, Suite 100, San Jose, CA 95131-1326 Tel: (408) 383-9328 Fax: (408) 383-9338 www.chrontel.com E-mail: sales@chrontel.com

©2014 Chrontel, Inc. All Rights Reserved. Printed in the U.S.A.