

---

## CH7518 DisplayPort to BT656 Converter

---

### FEATURES

- Compliant with DisplayPort specification version 1.2 and Embedded DisplayPort (eDP) specification version 1.3.
- Support 2 Main Link Lanes at either 1.6Gb/s or 2.7Gb/s link rate
- Support ITU-R 601 or ITU-R 656 compatible YCbCr 4:2:2 output format with embedded syncs or discrete syncs. Support resolution up to 1280 x 720@60Hz for YCbCr 4:2:2 output
- HDCP engine compliant with HDCP 1.3 specification with internal HDCP Keys
- On-chip Audio Decoder which support 2 channel IIS/ SPDIF audio output
- Support RGB to YCC conversion in ITU-R BT.601 and 709 color space
- Embedded MCU to handle the control logic
- Support device boot up by automatically loading firmware from on-chip flash Boot ROM
- Integrated EDID Buffer
- Supports Enhanced Framing Mode
- Fast and full Link Training for embedded DisplayPort system
- Support eDP Authentication: Alternative Scramble Seed Reset and Alternative Framing
- 2 work modes: connect 27MHz crystal, inject 27MHz clock
- DP input detection supported
- Support RGB to YCC conversion in ITU-R BT.601 and 709 color space
- Support Auto Power Saving mode and low stand-by current
- Support Spread Spectrum Clocking (de-spreading) for EMI reduction
- DP AUX channel and IIC slave interface are available for firmware update and debug
- Low power architecture
- RoHS compliant and Halogen free package
- Offered in 40-Pin QFN package (6 x 6 mm)

### APPLICATION

- Car Entertainment Device
- Notebook/Ultrabook
- Tablet Device
- Handheld/Portable Device

### GENERAL DESCRIPTION

Chrontel's CH7518 is a low-cost, low-power semiconductor device that translates the DisplayPort signal to the BT656 or 8 bit YCbCr 4:2:2 signal. This innovative DisplayPort receiver with an integrated BT656 encoder is specially designed to target the Notebook/Ultrabook, tablet device and automobile entertainment device. Through the CH7518's advanced decoding / encoding algorithm, the input DisplayPort high-speed serialized multimedia data can be seamlessly converted to BT656 video and IIS or SPDIF audio output.

The CH7518 is compliant with the DisplayPort Specification 1.2 and the Embedded DisplayPort Specification version 1.3. With internal HDCP key Integrated, the device support HDCP 1.3 specifications. In the device's receiver block, which supports two DisplayPort Main Link Lanes input with data rate running at either 1.62Gb/s or 2.7Gb/s, can accept RGB digital formats in either 18-bit 6:6:6 or 24-bit 8:8:8, and converted the input signal to 8 bit YCbCr output signal up to 1280 x 720@60Hz. Leveraging the DisplayPort's unique source/sink "Link Training" routine, the CH7518 is capable of instantly bring up the video display to the device of BT656 input when the initialization process is completed between CH7518 and the graphic chip.

With sophisticated MCU and the Boot ROM embedded, CH7518 support auto-boot and EDID buffer. After the configuration by firmware, which is auto loaded from Boot ROM, CH7518 can support DP input detection, and determine to enter into Power saving mode automatically.




Figure 1: CH7518 Functional Block Diagram

CONFIDENTIAL  
DO NOT COPY

1.0 PIN-OUT

1.1 Package Diagram




Figure 2: CH7518 40-pin QFN pin out

**1.2 Pin Description**

**Table 1: Pin Name Descriptions**

Pin #	Type	Symbol	Description
1	Out	XO	<b>Crystal Output</b> A parallel resonance crystal should be attached between this pin and XI / FIN. However, if an external CMOS clock is attached to XI/FIN, XO should be left open
2	In	XI	<b>Crystal Input / External Reference Input</b> A parallel resonance crystal should be attached between this pin and XO. However, an external 3.3V CMOS compatible clock can drive the XI Input
3,4	In/Out	AUXP/N	<b>DP AUX Channel Differential Input/Output</b> These two pins are DisplayPort AUX Channel control, which supports a half-duplex, bi-directional AC-coupled differential signal.
6	Out	SD/SPDIF	<b>I2S Serial data or SPDIF Output</b>
7	Out	WS	<b>I2S Word Select</b>
8	Out	SCLK	<b>I2S Continuous Serial Clock</b>
9	Out	MCLK	<b>I2S System Clock</b>
13	In	SPC0	<b>Serial Port Clock Input</b> This pin functions as the clock pin of the serial port. External pull-up 6.8 K $\Omega$ resistor is required
14	In/out	SPD0	<b>Serial Port Data Input / Output</b> This pin functions as the bi-directional data pin of the serial port. External pull-up 6.8 K $\Omega$ resistor is required
15,16	In/Out	GPIO[1:0]	<b>General Purpose Input/Output</b>
18~20,24 ,25,27~29	Out	DO0~DO7	<b>BT656 Data Output</b>
21	Out	DEO	<b>Data Enable Output of BT656</b>
22	Out	VO	<b>VSYNC Output of BT656</b>
23	Out	HO	<b>HSYNC Output of BT656</b>
26	Out	CLKO	<b>Clock Output of BT656</b>
31,32,34, 35	In	DP[1:0]P/N	<b>DP Main Link Differential Line Input</b> These pins accept two AC-coupled differential pairs signals from the DisplayPort transmitter.
38	Out	HPD	<b>DP Receiver Hot Plug Output</b>
39	In	RB	<b>Chip Reset</b> Low to 0V for reset. Typical High level is 3.3V
40	In	RBIAS	<b>Current Set Resistor Input</b> This pin sets the DAC current. A 1.2 K $\Omega$ , 1% tolerance resistor should be connected between this pin and AVSS using short and wide traces.
5,30	Power	AVCC	<b>Analog Power Supply (3.3V)</b>
10	Power	VDD_PLL	<b>PLL Power Supply (1.2V)</b>
11,37	Power	DVDD	<b>Digital Core/IO Power Supply (1.2V)</b>
12,36	Power	DGND	<b>Digital Ground</b>
33	Power	AVDD	<b>Analog Core Power Supply (1.2V)</b>
17, pad	Power	AVSS	<b>Analog Ground</b>

2.0 PACKAGE DIMENSION




Figure 3: 40 Pin QFN Package

Table of Dimensions

No. of Leads		SYMBOL								
40 (6 X 6 mm)		A	B	C	D	E	F	G	H	I
Milli-meters	MIN	5.90	4.40	4.40	0.5	0.18	0.30	0.80	0	0.203
	MAX	6.10	4.60	4.60		0.30	0.50	0.90	0.05	

Notes:

Conforms to JEDEC standard JESD-30 MO-220.

**Disclaimer**

This document provides technical information for the user. Chrontel reserves the right to make changes at any time without notice to improve and supply the best possible product and is not responsible and does not assume any liability for misapplication or use outside the limits specified in this document. We provide no warranty for the use of our products and assume no liability for errors contained in this document. The customer should make sure that they have the most recent data sheet version. Customers should take appropriate action to ensure their use of the products does not infringe upon any patents. Chrontel, Inc. respects valid patent rights of third parties and does not infringe upon or assist others to infringe upon such rights.

Chrontel PRODUCTS ARE NOT AUTHORIZED FOR AND SHOULD NOT BE USED WITHIN LIFE SUPPORT SYSTEMS OR NUCLEAR FACILITY APPLICATIONS WITHOUT THE SPECIFIC WRITTEN CONSENT OF Chrontel. Life support systems are those intended to support or sustain life and whose failure to perform when used as directed can reasonably expect to result in personal injury or death.

<b>ORDERING INFORMATION</b>			
<b>Part Number</b>	<b>Package Type</b>	<b>Operating Temperature Range</b>	<b>Minimum Order Quantity</b>
CH7518A-BF	40 QFN, Lead-free	Commercial : -20 to 70°C	490/Tray
CH7518A-BFI	40 QFN, Lead-free	Industrial : -40 to 85°C	490/Tray

**Chrontel**

**Chrontel International Limited**

**129 Front Street, 5th floor,  
Hamilton, Bermuda HM12**

**www.chrontel.com  
E-mail: sales@chrontel.com**