

CH7523 DisplayPort to CVBS Converter

FEATURES

- Compliant with DisplayPort (DP) specification version 1.2.
- Support 2 Main Link Lanes at either 1.62Gb/s or 2.7Gb/s link rate
- Support CVBS output in format of NTSC or PAL
- HDCP engine compliant with HDCP 1.3 specification with internal HDCP Keys
- Embedded MCU to handle the control logic
- Support device boot up by automatically loading firmware from on-chip flash Boot ROM
- Integrated EDID Buffer
- Supports Enhanced Framing Mode
- 2 work modes: connect 27MHz crystal, inject 27MHz clock
- TV connection detection supported
- DP input detection supported
- Support RGB to YCC conversion in ITU-R BT.601 and 709 color space
- Support Auto Power Saving mode and low stand-by current
- Support Spread Spectrum Clocking (de-spreading) for EMI reduction
- DP AUX channel and IIC slave interface are available for firmware update and debug
- Low power architecture
- RoHS compliant and Halogen free package
- Offered in 40-Pin QFN package (5 x 5 mm)

APPLICATION

- Car Entertainment Device
- DP to CVBS Adapter/Docking Station
- Notbook/Ultrabook
- Tablet Device
- Handheld/Portable Device
- PC


GENERAL DESCRIPTION

Chrontel's CH7523 is a low-cost, low-power semiconductor device that translates the DisplayPort signal to the CVBS. This innovative DisplayPort receiver with an integrated SDTV encoder is specially designed to target the DisplayPort Docking Station and Automobile Entertainment Device. Through the CH7523's advanced decoding / encoding algorithm, the input DisplayPort high-speed serialized multimedia data can be seamlessly converted to SDTV video output.

The CH7523 is compliant with the DisplayPort Specification 1.2. With internal HDCP key Integrated, the device support HDCP 1.3 specifications. In the device's receiver block, which supports two DisplayPort Main Link Lanes input with data rate running at either 1.62Gb/s or 2.7Gb/s, can accept RGB digital formats in either 18-bit 6:6:6 or 24-bit 8:8:8, and converted the input signal to CVBS/S-Video. Leveraging the DisplayPort's unique source/sink "Link Training" routine, the CH7523 is capable of instantly bring up the video display to the analog TV when the initialization process is completed between CH7523 and the graphic chip.

With sophisticated MCU and the Boot ROM embedded, CH7523 support auto-boot and EDID buffer. After the configuration by firmware, which is auto loaded from Boot ROM, CH7523 can support DP input detection, TV connection detection and determine to enter into Power saving mode automatically.


209-1000-060 Rev 0.3 2014-2-28



2 209-1000-060 Rev 0.3 2014-2-28

1.0 PIN-OUT

1.1 Package Diagram



209-1000-060 Rev 0.3 2014-2-28 3

1.2 Pin Description

Table 1: Pin Name Descriptions

Pin #	Type	Symbol	Description			
1	Out	XO	Crystal Output			
			A parallel resonance crystal should be attached between this pin and			
			XI. If an external CMOS clock is injected to XI, XO should be left			
	T	***	open.			
2	In	XI	Crystal Input			
			A parallel resonance crystal should be attached between this pin and XO.			
3,4	In/Out	AUXP/N	DisplayPort AUX Port			
3,4	III/Out	AUAF/N	These two pins are DisplayPort AUX Channel control, which supports			
			a half-duplex, bi-directional AC-coupled differential signal.			
7,8		RESERVED	Reserved Pins			
			These pins should be left open in the application			
13	In	SPC0	Serial Port Clock Input			
			This pin functions as the clock pin of the serial port. External pull-up			
			6.8 K Ω resister is required			
14	In/out	SPD0	Serial Port Data Input / Output			
			This pin functions as the bi-directional data pin of the serial port.			
			External pull-up 6.8 ΚΩ resister is required			
15,16	In/Out	GPIO[1:0]	General Purpose (nput/Output			
19,20,21,22		NC	Not Connected Pins			
,24,26			These pins should be left open in the application			
28	Out	CVBS	CVBS Output			
31,32,34,35	In	D[1:0]P/N	DP Rx Input Lane 1 and Lane 0			
38	Out	HPD	DP Receiver Hot Plug Output			
39	In	RB	Chip Reset			
			Low to 0V for reset. Typical Highlevel is 3,3V			
40	In	RBIAS /	Current Set Resistor Input			
		$\langle \langle \rangle \rangle$	This pin sets the DAC current. A $10K\Omega$, 1% tolerance resistor should			
6 10 22 27	D	11100	be connected between this pin and AVSS using short and wide traces			
6,18,23,27	Power	AVCC \	Analog Power Supply (3.3V)			
9	Power	GNDPLL	PLL Ground			
10	Power	ADDLFT	PLL Power Supply (1.2V)			
11,37	Power	DVDD	Digital Power Supply (1.2V)			
12,36	Power	DGND	Digital Ground			
5,17,25,29,	Rower	AVSS /	Analog Power Ground			
30,pad	$\langle \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$					
33	Power	AVDD	Analog Power Supply (1.2v)			
			\sim /			

4 209-1000-060 Rev 0.3 2014-2-28

2.0 PACKAGE DIMENSION

TOP VIEW

BOTTOM VIEW




Figure 3: 40 Pin QFN Package

Table 2: Table of Dimensions

No. of Leads		SYMBOL							
40 (5 X 5 mm)		A B	C	D	E	F	G	Н	I
Milli-	MIN	4.90 3.20	3.20	0.4	0,15	0.35	0.7	0	0.20
meters	MAX	5.10 3.75	3.75	0.4	0.25	√ 0.5 5	0.8	0.05	0.203

Notes:

Conforms to JEDEC standard JESD-30 MO-220.

209-1000-060 Rev 0.3 2014-2-28 5

Disclaimer

This document provides technical information for the user. Chrontel reserves the right to make changes at any time without notice to improve and supply the best possible product and is not responsible and does not assume any liability for misapplication or use outside the limits specified in this document. We provide no warranty for the use of our products and assume no liability for errors contained in this document. The customer should make sure that they have the most recent data sheet version. Customers should take appropriate action to ensure their use of the products does not infringe upon any patents. Chrontel, Inc. respects valid patent rights of third parties and does not infringe upon or assist others to infringe upon such rights.

Chrontel PRODUCTS ARE NOT AUTHORIZED FOR AND SHOULD NOT BE USED WITHIN LIFE SUPPORT SYSTEMS OR NUCLEAR FACILITY APPLICATIONS WITHOUT THE SPECIFIC WRITTEN CONSENT OF Chrontel. Life support systems are those intended to support or sustain life and whose failure to perform when used as directed can reasonably expect to result in personal injury or death.

ORDERING INFORMATION							
Part Number	Package Type	Operating Temperature Range	Minimum Order Quantity				
CH7523A-BF	40 QFN, Lead-free	Commercial: 0 to 70°C	490/Tray				

Chrontel

Chrontel International Limited

129 Front Street, 5th floor, Hamilton, Bermuda HM12 www.chrontel.com

www.chrontel.com E-mail: sales@chrontel.com

©2014 Chrontel - All Rights Reserved.

6 209-1000-060 Rev 0.3 2014-2-28